A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator

A general ring oscillator topology for multiphase outputs is presented and analyzed. The topology uses the interpolating inverter stages to construct fast subfeedback loops for long chain rings to obtain both multiphase outputs and higher speed operation. There exists an optimum number of inverter stages inside a subfeedback loop which gives the highest oscillation frequency. A fully integrated 1.25-GHz 0.35-/spl mu/m CMOS phase-locked-loop clock generator that incorporates the proposed voltage-controlled oscillator topology was designed and implemented for a data transceiver. It provides eight-phase outputs and achieves RMS tracking jitter of 11 ps from a 3.3-V power supply.

[1]  Tad A. Kwasniewski,et al.  Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[3]  Kwyro Lee,et al.  A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.

[4]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[5]  Paul R. Gray,et al.  A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[6]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  A. A. Abidi,et al.  Gigahertz voltage-controlled ring oscillator , 1986 .

[8]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[9]  Asad A. Abidi,et al.  NMOS IC's for clock and data regeneration in gigabit-per-second optical-fiber receivers , 1992 .

[10]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[11]  Dong-Youl Jeong,et al.  CMOS current-controlled oscillators using multiple-feedback-loop ring architectures , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[12]  Tad Kwasniewski,et al.  A 1.25 GHz 0.35 /spl mu/m monolithic CMOS PLL clock generator for data communications , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[13]  Krzysztof Iniewski,et al.  A quadrature output voltage controlled ring oscillator based on three-stage sub-feedback loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[14]  Behzad Razavi,et al.  Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial , 1996 .

[15]  Gyu-Hyeong Cho,et al.  CMOS current-controlled oscillators using multiple-feedback-loop ring architectures , 1997 .

[16]  J. L. Pennock.  Bipolar and MOS analog integrated circuit design , 1984 .

[17]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.