A methodology for inserting clock-management strategies in transaction-level models of systemon- chips

Due to the ever-increasing demands on energy efficiency, designers are struggling to construct efficient and correct power management strategies for complex System-on- Chips (SoCs). The validation of an efficient power intent for a SoC is challenging and should be considered at early stage of the electronic system-level (ESL) design flow. To tackle this issue, we propose a high-level modeling approach on top of SystemC/TLM standard allowing the control structure of a power intent to be described in relationship with a functional transaction-level model (TLM) of a SoC. We consider a separation of concern approach in order to make easier the exploration of power intents and the optimization of power consumption. In this paper, the focus is set on an abstract clock intent model through a generic library and a modeling methodology allowing the development of a power management strategy on top of a functional SystemC-TLM model of a virtual prototype. A case study is used to demonstrate by simulation experiments the efficiency of this approach illustrating its capability to analyze effects of power management on performance and power consumption.

[1]  David J. Greaves,et al.  TLM POWER3: Power estimation methodology for SystemC TLM 2.0 , 2012, Proceeding of the 2012 Forum on Specification and Design Languages.

[2]  Wolfgang Rosenstiel,et al.  An ESL timing & power estimation and simulation framework for heterogeneous socs , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[3]  Majid Sarrafzadeh,et al.  Activity-sensitive clock tree construction for low power , 2002, ISLPED '02.

[4]  Erich Marschner,et al.  Multi-Domain Verification : When Clock , Power and Reset Domains Collide , 2015 .

[5]  Florence Maraninchi,et al.  System-level modeling of energy in TLM for early validation of power and thermal management , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Yuejian Wu,et al.  Low power clocking strategies in deep submicron technologies , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[7]  Wolfgang Müller,et al.  Efficient power Intent validation using loosely-timed simulation models , 2013, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[8]  Amit Srivastava,et al.  Low Power Verification Methodology Using UPF Freddy , 2009 .

[9]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[10]  Yici Cai,et al.  Activity and register placement aware gated clock network design , 2008, ISPD '08.

[11]  Michel Auguin,et al.  A Methodology for Power-Aware Transaction-Level Models of Systems-on-Chip Using UPF Standard Concepts , 2011, PATMOS.

[12]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Pascal Vivet,et al.  Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  Bertrand Meyer,et al.  Applying 'design by contract' , 1992, Computer.

[15]  Wolfgang Müller,et al.  Architectural low-power design using transaction-based system modeling and simulation , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).