Impact of leaky bucket regulation on the performance of combined I/O buffering in atm switches
暂无分享,去创建一个
[1] Bruce S. Davie,et al. Computer Networks: A System Approach , 1998, IEEE Communications Magazine.
[2] Nirwan Ansari,et al. Scheduling input-queued ATM switches with QoS features , 1998, Proceedings 7th International Conference on Computer Communications and Networks (Cat. No.98EX226).
[3] Thomas E. Anderson,et al. High-speed switch scheduling for local-area networks , 1993, TOCS.
[4] Kurt Jensen,et al. Coloured Petri Nets: Basic Concepts, Analysis Methods and Practical Use. Vol. 2, Analysis Methods , 1992 .
[5] Kai Y. Eng,et al. Improving the performance of input-queued ATM packet switches , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[6] Xiaohua Jia,et al. Using Traffic Regulation to Meet End-to-End Deadlines in ATM Networks , 1999, IEEE Trans. Computers.
[7] Alok N. Choudhary,et al. Time dependent priority scheduling for guaranteed QoS systems , 1997, Proceedings of Sixth International Conference on Computer Communications and Networks.
[8] E. L. Hahne,et al. A new buffer management scheme for hierarchical shared memory switches , 1997, TNET.
[9] Mokhtar Aboelaze,et al. Dynamic Cell Allocation to Input Queues in a Combined I/O Buffered ATM Switch , 2001, International Conference on Internet Computing.
[10] Nick McKeown,et al. Matching output queueing with a combined input output queued switch , 1999, IEEE INFOCOM '99. Conference on Computer Communications. Proceedings. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. The Future is Now (Cat. No.99CH36320).