Behavioral model of reusable D/A converters

In the context of the Virtual Socket Interface (VSI) system on a chip interface for embedded blocks, a behavioral model of a digital-to-analog converter is presented. A generic model, which is used for high-level design exploration, as well as an extracted model after synthesis, are presented. Both static (integral nonlinearity, differential nonlinearity) and dynamic behavior (glitch behavior, settling time) are modeled accurately. Power and area estimators are derived as well. The model results in efficient system simulations.

[1]  Michel Steyaert,et al.  A high yield 12-bit 250-MS/s CMOS D/A converter , 1996, Proceedings of Custom Integrated Circuits Conference.

[2]  P. Hendriks,et al.  Specifying communications DACs , 1997 .

[3]  L. H. Cooke.  VSIA: it's advantages from four different perspectives , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[4]  G.G.E. Gielen,et al.  Computer-aided design tools for data converters-overview , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[5]  E. Charbon,et al.  A Top-down, Constraint-driven Design Methodology For Analog Integrated Circuits , 1996, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  J. A. Rowson,et al.  Blocking in a system on a chip , 1996 .