Estimation of Attenuation and Phase Delay in Driving Voltage Waveform of a Digital-Noiseless, Ultra-High-Speed Image Sensor

Since 2004, we have been developing an in-situ storage image sensor (ISIS) that captures more than 100 consecutive images at a frame rate of 10 Mfps with ultra-high sensitivity as well as the video camera for use with this ISIS. Currently, basic research is continuing in an attempt to increase the frame rate up to 100 Mfps and above. In order to suppress electro-magnetic noise at such high frequency, a digital-noiseless imaging transfer scheme has been developed utilizing solely sinusoidal driving voltages. This paper presents highly efficient-yet-accurate expressions to estimate attenuation as well as phase delay of driving voltages through RC networks of an ultra-high-speed image sensor. Elmore metric for a fundamental RC chain is employed as the first-order approximation. By application of dimensional analysis to SPICE data, we found a simple expression that significantly improves the accuracy of the approximation. Similarly, another simple closed-form model to estimate phase delay through fundamental RC networks is also obtained. Estimation error of both expressions is much less than previous works, only less 2% for most of the cases . The framework of this analysis can be extended to address similar issues of other VLSI structures. Keywords—Dimensional Analysis, ISIS, Digital-noiseless, RC network, Attenuation, Phase Delay, Elmore model

[1]  Chirayu S. Amin,et al.  Computation of signal-threshold crossing times directly from higher order moments , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  A. Ruckelshausen,et al.  A CCD image sensor of 1 Mframes/s for continuous image capturing 103 frames , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  A. S. Thoke,et al.  International Journal of Electrical and Computer Engineering 3:16 2008 Fault Classification of Double Circuit Transmission Line Using Artificial Neural Network , 2022 .

[4]  So-Young Kim,et al.  Closed-Form RC and RLC Delay Models Considering Input Rise Time , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  T. Hayashida,et al.  Evolution of Ultra-High-Speed CCD Imagers , 2007 .

[6]  Albert J. P. Theuwissen,et al.  An image sensor which captures 100 consecutive frames at 1000000 frames/s , 2003 .

[7]  Shigeru Yoshida,et al.  Ultra-high-speed bionanoscope for cell and microbe imaging , 2009, International Congress on High-Speed Imaging and Photonics.

[8]  Lawrence T. Pileggi,et al.  Metrics and bounds for phase delay and signal attenuation in RC(L)clock trees , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Yehea Ismail,et al.  Analytical Model for the Propagation Delay of Through Silicon Vias , 2008, ISQED 2008.

[10]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluator , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Jirí Vlach,et al.  Group delay as an estimate of delay in logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Cuong Vo Le,et al.  Technologies to develop a video camera with a frame rate higher than 100 Mfps , 2009, International Congress on High-Speed Imaging and Photonics.

[13]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .