SEPAS: A highly accurate energy-efficient branch predictor
暂无分享,去创建一个
[1] Andreas Moshovos,et al. Branch predictor prediction: a power-aware branch predictor for high-performance processors , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[2] Rahul Razdan,et al. The Alpha 21264: a 500 MHz out-of-order execution microprocessor , 1997, Proceedings IEEE COMPCON 97. Digest of Papers.
[3] Michael C. Huang,et al. Customizing the Branch Predictor to Reduce Complexity and Energy Consumption , 2003, IEEE Micro.
[4] Yiannakis Sazeides,et al. Design tradeoffs for the Alpha EV8 conditional branch predictor , 2002, ISCA.
[5] Yale N. Patt,et al. Alternative implementations of hybrid branch predictors , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[6] Chris H. Perleberg,et al. Branch Target Buffer Design and Optimization , 1993, IEEE Trans. Computers.
[7] Trevor N. Mudge,et al. The YAGS branch prediction scheme , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[8] Norman P. Jouppi,et al. WRL Research Report 93/5: An Enhanced Access and Cycle Time Model for On-chip Caches , 1994 .
[9] Yale N. Patt,et al. Improving branch prediction accuracy by reducing pattern history table interference , 1996, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique.
[10] S. McFarling. Combining Branch Predictors , 1993 .
[11] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[12] Trung A. Diep,et al. Performance evaluation of the PowerPC 620 microarchitecture , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[13] Kevin Skadron,et al. Power issues related to branch prediction , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[14] Margaret Martonosi,et al. Applying decay strategies to branch predictors for leakage energy savings , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[15] Daniel A. Jiménez,et al. The impact of delay on the design of branch predictors , 2000, MICRO 33.
[16] Michael C. Huang,et al. Energy-aware fetch mechanism: trace cache and BTB customization , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[17] James E. Smith,et al. A study of branch prediction strategies , 1981, ISCA '98.
[18] Yale N. Patt,et al. An effective programmable prefetch engine for on-chip caches , 1995, MICRO 1995.
[19] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.