4×, 3-level, blind ADC-based receiver
暂无分享,去创建一个
Masaya Kibune | Ali Sheikholeslami | Mohammad Sadegh Jalali | Joshua Liang | Hirotaka Tamura | N. Kovacevic | Clifford Ting
[1] Hirotaka Tamura,et al. A 5Gb/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.
[2] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Bo Zhang,et al. A 195mW / 55mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Hirotaka Tamura,et al. A Blind Baud-Rate ADC-Based CDR , 2013, IEEE Journal of Solid-State Circuits.
[5] Hirotaka Tamura,et al. A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[6] Hirotaka Tamura,et al. A 3x blind ADC-based CDR , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[7] M El-Chammas,et al. A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2010, IEEE Journal of Solid-State Circuits.
[8] Wei Zhang,et al. 21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.