Dual threshold voltage circuits in the presence of resistive interconnects
暂无分享,去创建一个
[1] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[2] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[3] Kaushik Roy,et al. Low-Power CMOS VLSI Circuit Design , 2000 .
[4] D. S. Wills,et al. Minimum repeater count, size, and energy dissipation for gigascale integration (GSI) interconnects , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).
[5] J. Liaw,et al. Leakage scaling in deep submicron CMOS for SoC , 2002 .
[6] Vivek De,et al. Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[7] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[8] Sarma B. K. Vrudhula,et al. An investigation of power delay trade-offs for dual V/sub t/ CMOS circuits , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[9] Sarma Vrudhula,et al. Investigation of power delay trade-offs for dual Vt CMOS circuits , 1999 .
[10] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[11] Takayasu Sakurai,et al. Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).