A 4-bit 10GSample/sec flash ADC with merged interpolation and reference voltage

A four-bit 10 GSample/sec flash analog-to-digital converter (ADC) with merged interpolation and reference voltage is presented. In this flash ADC, two clock-gated interpolation amplifiers are adopted and the number of resistor strings is reduced. An on-chip phase-locked loop is integrated to double sample the input signal and down sample the converted digital outputs, respectively. Furthermore, a digital-to-analog converter is embedded for the sake of measurements. This chip has been fabricated in 0.13 mum CMOS process and the ADCpsilas power consumption is 115 mW for a 1.2 V supply voltage. This ADC achieves the SNDR of 25 dB, INL of plusmn0.25 LSB, and DNL of plusmn0.5 LSB.

[1]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Geert Van der Plas,et al.  A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  R. Blazquez,et al.  A/D precision requirements for an ultra-wideband radio receiver , 2002, IEEE Workshop on Signal Processing Systems.

[4]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  Hui Pan,et al.  Spatial filtering in flash A/D converters , 2003 .