Bandwidth-Sensitivity-Aware Arbitration for FPGAs

Field-programmable gate arrays (FPGAs) commonly implement massively parallel circuits that require significant memory bandwidth. Due to I/O and memory limitations, parallel tasks often share bandwidth via arbitration, whose efficiency is critical to ensure parallelism is not wasted. In this letter, we introduce a bandwidth-sensitivity-aware heuristic for arbitration that analyzes the effect of memory bandwidth on performance for each application task, and then accordingly allocates bandwidth to minimize execution time. When compared to round robin (RR) arbitration, application speedups as high as 6.5×are achieved.

[1]  André DeHon,et al.  The Density Advantage of Configurable Computing , 2000, Computer.

[2]  Chi-Ho Lin,et al.  The efficient bus arbitration scheme in SoC environment , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[3]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[4]  Luca Benini,et al.  Performance Analysis of Arbitration Policies for SoC Communication Architectures , 2003, Des. Autom. Embed. Syst..

[5]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[6]  Greg Brown,et al.  A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications , 2012, FPGA '12.

[7]  Jing-Yang Jou,et al.  A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  Youn-Long Lin,et al.  An optimal warning-zone-length assignment algorithm for real-time and multiple-QoS on-chip bus arbitration , 2010, TECS.

[9]  Jean-Marc Delosme,et al.  Performance of a new annealing schedule , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[10]  Francky Catthoor,et al.  Pareto-optimization-based run-time task scheduling for embedded systems , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[11]  Hideharu Amano,et al.  Evaluation of a multicore reconfigurable architecture with variable core sizes , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[12]  Frank Vahid,et al.  A quantitative analysis of the speedup factors of FPGAs over processors , 2004, FPGA '04.

[13]  Naehyuck Chang,et al.  Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems , 2007, 2007 Asia and South Pacific Design Automation Conference.