A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells

SUMMARY We propose a chip identification (ID) generating scheme with random variation of transistor characteristics in SRAM bitcells. In the proposed scheme, a unique fingerprint is generated by grounding both bitlines in write operations. Through minor modifications, this scheme can be implemented for existing SRAMs. It has high speed, and it can be implemented in a very small area overhead. The generated fingerprint mainly reflects threshold voltages of load transistors in the bitcells. We fabricated test chips in a 65-nm process and obtained 12,288 sets of unique 128-bit fingerprints, which are evaluated in this paper. The failure rate of the IDs is found to be 2.1 × 10−12.

[1]  Ying Su,et al.  A Digital 1.6 pJ/bit Chip Identification Circuit Using Process Variations , 2008, IEEE Journal of Solid-State Circuits.

[2]  H. Fujiwara,et al.  An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment , 2007, 2007 IEEE Symposium on VLSI Circuits.

[3]  Shunsuke Okumura,et al.  A 128-bit chip identification generating scheme exploiting SRAM bitcells with failure rate of 4.45 × 10−19 , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[4]  Yonghwan Kim,et al.  PUF-based Encryption Processor for the RFID Systems , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.

[5]  N. R. Strader,et al.  CMOS ROM arrays programmable by laser beam scanning , 1987 .

[6]  W. R. Daasch,et al.  IC identification circuit using device mismatch , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[8]  K. Arimoto,et al.  A Chip-ID generating circuit for dependable LSI using random address errors on embedded SRAM and on-chip memory BIST , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[9]  G. Edward Suh,et al.  Extracting secret keys from integrated circuits , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Srivatsan Chellappa,et al.  Improved circuits for microchip identification using SRAM mismatch , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[11]  Ingrid Verbauwhede,et al.  A soft decision helper data algorithm for SRAM PUFs , 2009, 2009 IEEE International Symposium on Information Theory.

[12]  Daniel E. Holcomb,et al.  Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers , 2009, IEEE Transactions on Computers.

[13]  Cheng-Wen Wu,et al.  Single- and Multi-core Configurable AES Architectures for Flexible Security , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Rick Huhn,et al.  Security Standards for the RFID Market , 2005, IEEE Secur. Priv..