A reliable Cu–Sn stack bonding technology for 3D-TSV packaging

In this paper, Cu–Sn stack bonding technology for 3D-TSV packaging was described; some key technologies such as TSV (through silicon via) formation, silicon wafer thinning, TSV electroplating and Cu–Sn multilayer stack bonding were introduced. First of all, some sample chips with TSV and Cu–Sn bonding pads were fabricated for stacking. Then, two kinds of stack bonding experiments with or without TSV were carried out, respectively. 3-die, 7-die, and 10-die stacks were bonded and assembled. Finally, the bonding strengths of 3D-TSV stacking were characterized by shear test and tensile test, and also the electrical properties, thermal properties and corrosion resistance of stacked module. All the test results suggested that the reliable stack bonding technology can be used for 3D integration applications.

[1]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[2]  Zheyao Wang,et al.  High aspect ratio copper through-silicon-vias for 3D integration , 2008 .

[3]  Kaiying Wang,et al.  Wafer-Level Cu/Sn to Cu/Sn SLID-Bonded Interconnects With Increased Strength , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Leila Ladani,et al.  Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits , 2010 .

[5]  L. Ladani.  Stress analysis of 3-dimensional IC package as function of structural design parameters , 2010 .

[6]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[7]  Hsien-Chie Cheng,et al.  Development of three-dimensional chip stacking technology using a clamped through-silicon via interconnection , 2010, Microelectron. Reliab..

[8]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[9]  M. Koyanagi,et al.  A New Wafer Scale Chip-on-Chip (W-COC) Packaging Technology Using Adhesive Injection Method , 1999 .

[10]  R. Tummala,et al.  Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV) , 2009, 2009 59th Electronic Components and Technology Conference.

[11]  Cheng-Ta Ko,et al.  Wafer-level bonding/stacking technology for 3D integration , 2010, Microelectron. Reliab..

[12]  E. Beyne,et al.  Thermo-mechanics of 3D-wafer level and 3D stacked IC packaging technologies , 2008, EuroSimE 2008 - International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Micro-Systems.

[13]  E. Kohn,et al.  Cu/Sn Solid-Liquid Interdiffusion Bonding , 2008 .

[14]  H. Noma,et al.  IMC bonding for 3D interconnection , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[15]  Paresh Limaye,et al.  High density Cu-Sn TLP bonding for 3D integration , 2009, 2009 59th Electronic Components and Technology Conference.