ANALYSIS OF DIFFERENT BIT CARRY LOOK AHEAD ADDER USING VERILOG CODE

Adders are one of the widely used digital components in digital integrated circuit design. In this paper, various adder structures can be used to execute addition such as serial and parallel structures and most of researches have done research on the design of high-speed, low-area, or lowpower adders. Adders like ripple carry adder, carry select adder, carry look ahead adder, carry skip adder, carry save adder [2] exist numerous adder implementations each with good attributes and some drawbacks. This paper focuses on the implementation and simulation of 4-bit, 8-bit and 16-bit carry look-ahead adder based on Verilog code [3] and compared for their performance in Xilinx [1]. We have recorded the performance improvements in propagating the carry and generating the sum when compared with the traditional carry look ahead adder designed in the same technology [4] [5].

[1]  Rajender Kumar,et al.  Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment , 2013 .

[2]  Abhijit Asati,et al.  AUTOMATED HDL GENERATION OFTWOS COMPLEMENT DADDAMULTIPLIER WITH PARALLEL PREFIXADDERS , 2013 .

[3]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[4]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[5]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[6]  Rohini N. Shrikhande,et al.  INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) , 2013 .

[7]  Bharat Kumar Potipireddi,et al.  AUTOMATED HDL GENERATION OF TWO’S COMPLEMENT WALLACE MULTIPLIER WITH PARALLEL PREFIX ADDERS , 2014 .

[8]  Jien-Chung Lo,et al.  A Fast Binary Adder with Conditional Carry Generation , 1997, IEEE Trans. Computers.

[9]  Gustavo A. Ruiz,et al.  An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit , 2004, Microelectron. J..

[10]  K. P. Singh,et al.  Design of high speed hybrid carry select adder , 2013, 2013 3rd IEEE International Advance Computing Conference (IACC).

[11]  Yu-Jen Huang,et al.  A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Addanki Purna Ramesh,et al.  FPGA BASED IMPLEMENTATION OF DOUBLE PRECISION FLOATING POINT ARITHMETIC OPERATIONS USING VERILOG , 2012 .

[13]  V Bagyaveereswaran,et al.  HIGH PERFORMANCE PARALLEL PREFIX ADDERS WITH FAST CARRY CHAIN LOGIC , 2012 .