An area-efficient and protected network interface for processing-in-memory systems

This paper describes the implementation of an area-efficient and protected user memory-mapped network interface, the pbuf (parcel buffer), for the data intensive architecture (DIVA) processing-in-memory (PIM) system. This implementation of the pbuf in TSMC 0.18 /spl mu/m CMOS technology displays an aggregate bi-directional throughput of 48.08 Gbps, using low area (0.56 mm/sup 2/) and power consumption (32.30 mW). These characteristics, especially the low area and power, have made the current implementation an ideal choice for assimilation in DIVA PIM systems, since low area and power are critical design requirements in the PIM philosophy. The pbuf implementation has been verified by the execution of a 2-PIM transitive closure benchmark at 140 MHz on an HP Itanium2-based Long's Peak server containing DIMMs populated with DIVA-H PIM chips.

[1]  Wu-chun Feng,et al.  The Quadrics Network: High-Performance Clustering Technology , 2002, IEEE Micro.

[2]  Greg J. Regnier,et al.  The Virtual Interface Architecture , 2002, IEEE Micro.

[3]  Chris Eddington.  InfiniBridge: An InfiniBand Channel Adapter with Integrated Switch , 2002, IEEE Micro.

[4]  Chun Chen,et al.  The architecture of the DIVA processing-in-memory chip , 2002, ICS '02.

[5]  Jari Nurmi,et al.  Buffer implementation for Proteo network-on-chip , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Kai Li,et al.  Retrospective: virtual memory mapped network interface for the SHRIMP multicomputer , 1994, ISCA '98.

[7]  Jeffrey T. Draper,et al.  An area-efficient router for the Data-Intensive Architecture (DIVA) system , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  Wu-chun Feng,et al.  The Quadrics network (QsNet): high-performance clustering technology , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.

[9]  Seth Copen Goldstein,et al.  Active messages: a mechanism for integrating communication and computation , 1998, ISCA '98.

[10]  Karsten P. Ulland,et al.  Vii. References , 2022 .

[11]  William J. Dally,et al.  An Efficient, Protected Message Interface , 1998, Computer.

[12]  Jeffrey T. Draper,et al.  Performance Analysis of User-Level PIM Communication in the Data IntensiVe Architecture (DIVA) System , 2005, HiPC.

[13]  Mark D. Hill,et al.  A Survey of User-Level Network Interfaces for System Area Networks , 1997 .

[14]  Chang Woo Kang,et al.  Implementation of a 256-bit wideword processor for the data-intensive architecture (DIVA) processing-in-memory (PIM) chip , 2002, Proceedings of the 28th European Solid-State Circuits Conference.