A 1-V high-speed MTCMOS circuit scheme for power-down applications
暂无分享,去创建一个
Satoshi Shigematsu | Shin'ichiro Mutoh | Junzo Yamada | Yasuyuki Matsuya | Y. Matsuya | S. Mutoh | S. Shigematsu | J. Yamada
[1] Anantha P. Chandrakasan,et al. A low power chipset for portable multimedia applications , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[2] J. Shott,et al. A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[3] Shin'ichiro Mutoh,et al. 1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.
[4] Masashi Horiguchi,et al. Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993 .
[5] Yukihito Oowaki,et al. Open/folded bit-line arrangement for ultra-high-density DRAM's , 1994 .