Test Generation : A Hierarchical Approach

Advances in design tools and methods have led to an increasing amount of design activities being performed at higher levels of abstraction. Testability, on the other hand, is usually considered only when the detailed structural information of the design is available. This is mainly due to the lack of general applicability of the existing high-level test generation and design-for-test methods. In this chapter we will present an improvement of the classical hierarchical test generation approach by extending it to the higher levels of abstraction, while still considering the structural information from the lower levels. The approach proposed makes successful use of both high-level fault models and the classical gate-level fault models, and obtains results that are better than those obtained by a pure high-level test generator.

[1]  Raimund Ubar,et al.  Test Synthesis with Alternative Graphs , 1996, IEEE Des. Test Comput..

[2]  Stephen Y. H. Su,et al.  Functional Testing Techniques for Digital LSI/VLSI Systems , 1984, 21st Design Automation Conference Proceedings.

[3]  Thomas W. Williams,et al.  VLSI Testing , 1984, Computer.

[4]  Jacob A. Abraham,et al.  Functional Testing of Microprocessors , 1984, IEEE Transactions on Computers.

[5]  James R. Armstrong,et al.  Behavioral fault simulation in VHDL , 1991, DAC '90.

[6]  Norbert Giambiasi,et al.  Test pattern generation for behavioral descriptions in VHDL , 1991 .

[7]  Raimund Ubar,et al.  Sequential circuit test generation using decision diagram models , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[8]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..

[9]  James R. Armstrong,et al.  Functional Fault Modeling and Simulation for VLSI Devices , 1985, DAC 1985.

[10]  Li Shen,et al.  A Functional Testing Method for Microprocessors , 1988, IEEE Trans. Computers.

[11]  Raimund Ubar.  Combining functional and structural approaches in test generation for digital systems , 1998 .

[12]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[13]  Zebo Peng,et al.  High-level and hierarchical test sequence generation , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[14]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.

[15]  Petru Eles,et al.  A Hierarchical Test Generation Technique for Embedded Systems , 2007 .

[16]  John P. Hayes,et al.  Hierarchical test generation using precomputed testsd for modules , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.