Unified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators

Chopping is an efficient way of mitigating the effect of flicker noise in continuous-time delta-sigma modulators (CT ${\Delta \Sigma }$ Ms). Unfortunately, chopping causes the demodulation of shaped quantization noise into the signal band. Prior works have analyzed noise-folding effects in chopped integrators that use single-stage and two-stage feedforward-compensated OTAs. These works use restrictive assumptions, such as settling of the OTA internal nodes at the chopping instants, and an NRZ feedback DAC waveform. This paper gives a general model for aliasing of shaped noise in a chopped integrator that incorporates arbitrary OTAs, arbitrary DAC pulse-shapes, and incomplete settling. Using the theory of linear periodically time-varying (LPTV) systems, we derive a simple simulation test-bench that can be used to estimate the parameters of our model. Thanks to this, the effects on chopping on the performance of the modulator can be rapidly estimated without running long transient simulations. Simulation and experimental results that support our theory are given.

[1]  Sujith Billa,et al.  Analysis and Design of Continuous-Time Delta–Sigma Converters Incorporating Chopping , 2017, IEEE Journal of Solid-State Circuits.

[2]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[3]  Amrith Sukumaran,et al.  Low Power Design Techniques for Single-Bit Audio Continuous-Time Delta Sigma ADCs Using FIR Feedback , 2014, IEEE Journal of Solid-State Circuits.

[4]  Shanthi Pavan,et al.  Analysis of Chopped Integrators, and Its Application to Continuous-Time Delta-Sigma Modulator Design , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  O. Oliaei,et al.  Sigma-delta modulator with spectrally shaped feedback , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[7]  Sujith Billa,et al.  15.4 A 280µW 24kHz-BW 98.5dB-SNDR chopped single-bit CT ΔΣM achieving <10Hz 1/f noise corner without chopping artifacts , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Kofi A. A. Makinwa,et al.  A 20bit continuous-time ΣΔ modulator with a Gm-C integrator, 120dB CMRR and 15 ppm INL , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[9]  Kamlesh Singh.  Analysis and Modeling of Chopping Phase Non-Overlap in Continuous-Time ΔΣ Modulators. , 2018 .

[10]  L. Zadeh,et al.  Frequency Analysis of Variable Networks , 1950, Proceedings of the IRE.

[11]  Kofi A. A. Makinwa,et al.  Chopping in continuous-time sigma-delta modulators , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Shanthi Pavan,et al.  A 1 MHz bandwidth, filtering continuous-time delta-sigma ADC with 36 dBFS out-of-band IIP3 and 76 dB SNDR , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[13]  Hui Jiang,et al.  A 4.5 nV/ $\surd$ Hz Capacitively Coupled Continuous-Time Sigma-Delta Modulator with an Energy-Efficient Chopping Scheme , 2018, IEEE Solid-State Circuits Letters.