60 GHz 130-nm CMOS second harmonic power amplifiers

Two different frequency doubling power amplifiers have been measured, one with differential and one with single-ended input, both with single-ended output at 60 GHz. The amplifiers have been implemented in a 1p8M 130-nm CMOS process. The resonant nodes are tuned to 30 GHz or 60 GHz using on-chip transmission lines, which have been simulated in ADS and momentum. The measured input impedance of the single-ended PA is high at 250 Omega, and the differential input is similar, making the PA a suitable load for an oscillator in a fully integrated transmitter. The single-ended and differential input PA delivers 1dBm and 3 dBm, respectively, of measured saturated output power to 50 Omega, both with a drain efficiency of 8%.

[1]  R.W. Brodersen,et al.  Design of CMOS for 60GHz applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  B. Razavi,et al.  A 60-GHz CMOS receiver front-end , 2006, IEEE Journal of Solid-State Circuits.

[3]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[4]  M.T. Yang,et al.  60-GHz PA and LNA in 90-nm RF-CMOS , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[5]  Ali M. Niknejad,et al.  Design considerations for 60 GHz CMOS radios , 2004, IEEE Communications Magazine.

[6]  B. Razavi Gadgets Gab at 60 Ghz , 2008, IEEE Spectrum.

[7]  S.K. Moore,et al.  Cheap chips for next wireless frontier , 2006, IEEE Spectrum.

[8]  Henrik Sjöland,et al.  A 2.4 GHz CMOS power amplifier using internal frequency doubling , 2005, 2005 IEEE International Symposium on Circuits and Systems.