Switch module design with application to two-dimensional segmentation design

We address the problem of designing switch modules for FPGAs and FPICs to maximize routability under area and delay constraints. The switch module design problem is closely related to two-dimensional segmentation design for FPGAs and FPICs. We study the properties of switch modules and present an algorithm for switch module design. We also present an algorithm to analyze the routability of a given switch module.

[1]  A. El Gamal,et al.  An architecture for electrically configurable gate arrays , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  R. Guo,et al.  A 1024 Pin Universal Interconnect Array With Routing Architecture , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  Abbas El Gamal,et al.  Segmented channel routing in nearly as efficient as channel routing (and just as hard) , 1991 .

[4]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[5]  Vwani P. Roychowdhury,et al.  Segmented channel routing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D. F. Wong,et al.  On channel segmentation design for row-based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Stephen D. Brown,et al.  Flexibility of interconnection structures for field-programmable gate arrays , 1991 .

[8]  C. L. Liu,et al.  Introduction to Combinatorial Mathematics. , 1971 .

[9]  M. Mehendale,et al.  Optimization Of Channel Segmentation For Channelled Architecture FPGAs , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[11]  L. Cooke,et al.  An MPGA Compatible FPGA Architecture , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.