Analysis of crosstalk in SWCNTs bundle and MWCNT interconnects for subthreshold circuits

The crosstalk effects in single walled carbon nanotube (SWCNT) bundle and multi-walled carbon-nanotube (MWCNT) interconnect architectures are investigated for global interconnect lengths under sub threshold conditions. The crosstalk induced time delay and the peak crosstalk voltage on victim wire of multi wire SWCNT bundle and MWCNT interconnect configurations are derived and compared to those of the copper (Cu) wire counterparts for the global interconnects for three different technologies (32-, 22- and 16nm). It is observed that, compared with the Cu, and SWCNT bundle the MWCNT interconnect can lead to a reduction of crosstalk-induced time delay and it becomes more significant with increasing interconnect length, while the peak voltage of the crosstalk-induced glitch in MWCNT interconnects is slightly greater than SWCNT bundle and that of Cu wires. Because of considerable improvement in time delay, MWCNT interconnect will be more suitable for the next generation of interconnect technology as compared with the SWCNT bundle and Cu counterpart.

[1]  S. D. Pable,et al.  Interconnect optimization to enhance the performance of subthreshold circuits , 2013, Microelectron. J..

[2]  A. Naeemi,et al.  Cu Interconnect Limitations and Opportunities for SWNT Interconnects at the End of the Roadmap , 2013, IEEE Transactions on Electron Devices.

[3]  Takayasu Sakurai,et al.  Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[4]  S. D. Pable,et al.  Interconnect Design for Subthreshold Circuits , 2012, IEEE Transactions on Nanotechnology.

[5]  S. D. Pable,et al.  Ultra-low-power signaling challenges for subthreshold global interconnects , 2012, Integr..

[6]  D. Das,et al.  Analysis of Crosstalk in Single- and Multiwall Carbon Nanotube Interconnects and Its Impact on Gate Oxide Reliability , 2011, IEEE Transactions on Nanotechnology.

[7]  S. D. Pable,et al.  High speed interconnect through device optimization for subthreshold FPGA , 2011, Microelectron. J..

[8]  A Naeemi,et al.  Ultralow-Power Single-Wall Carbon Nanotube Interconnects for Subthreshold Circuits , 2011, IEEE Transactions on Nanotechnology.

[9]  M. S. Sarto,et al.  Single-Conductor Transmission-Line Model of Multiwall Carbon Nanotubes , 2010, IEEE Transactions on Nanotechnology.

[10]  M. S. Sarto,et al.  New Electron-Waveguide-Based Modeling for Carbon Nanotube Interconnects , 2009, IEEE Transactions on Nanotechnology.

[11]  Q.H. Liu,et al.  Crosstalk Prediction of Single- and Double-Walled Carbon-Nanotube (SWCNT/DWCNT) Bundle Interconnects , 2009, IEEE Transactions on Electron Devices.

[12]  James D. Meindl,et al.  Performance Modeling for Carbon Nanotube Interconnects , 2009 .

[13]  J. Meindl,et al.  Performance Modeling for Single- and Multiwall Carbon Nanotubes as Signal and Power Interconnects in Gigascale Systems , 2008, IEEE Transactions on Electron Devices.

[14]  K. Banerjee,et al.  Circuit Modeling and Performance Analysis of Multi-Walled Carbon Nanotube Interconnects , 2008, IEEE Transactions on Electron Devices.

[15]  James D. Meindl,et al.  Carbon nanotube interconnects , 2007, ISPD '07.

[16]  Y. Massoud,et al.  Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques , 2006, IEEE Transactions on Electron Devices.

[17]  Y. Massoud,et al.  Accurate Resistance Modeling for Carbon Nanotube Bundles in VLSI Interconnect , 2006, 2006 Sixth IEEE Conference on Nanotechnology.

[18]  J. Meindl,et al.  Compact physical models for multiwall carbon-nanotube interconnects , 2006, IEEE Electron Device Letters.

[19]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[20]  H J Li,et al.  Multichannel ballistic transport in multiwall carbon nanotubes. , 2005, Physical review letters.

[21]  F. Caignet,et al.  The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.