A 32nm Westmere-EX Xeon® enterprise processor

The next-generation enterprise Xeon® processor [1] consists of 10 Westmere 32nm cores [2] and a shared inclusive L3 cache (LLC) integrated on a monolithic die, with link-based I/Os. This paper focuses on the innovations and circuit optimizations over the predecessor [3] targeting idle power reduction, robust high-speed I/O links, and performance per watt improvements. The processor is implemented in 32nm CMOS using high-κ metal gate transistors and nine copper interconnect layers [4].

[1]  Christopher Mozak,et al.  Westmere: A family of 32nm IA processors , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Jonathan Chang,et al.  A 45 nm 8-Core Enterprise Xeon¯ Processor , 2010, IEEE J. Solid State Circuits.

[3]  Sailesh Kottapalli,et al.  Westmere-EX: A 20 thread server CPU , 2010, 2010 IEEE Hot Chips 22 Symposium (HCS).

[4]  Ying Zhang,et al.  A 4.0 GHz 291 Mb Voltage-Scalable SRAM Design in a 32 nm High-k + Metal-Gate CMOS Technology With Integrated Power Management , 2010, IEEE Journal of Solid-State Circuits.

[5]  Bo Wang,et al.  A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Mark Y. Liu,et al.  A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[7]  Stefan Rusu,et al.  A 45nm 8-core enterprise Xeon ® processor , 2009 .