Efficient Reconfiguration Algorithm for Three-dimensional VLSI Arrays

Reconfigurable VLSI array is a well known fault tolerant architecture for parallel computing, but few reconfiguration approaches are reported so far for three-dimensional (3D) arrays due to the high complexity of reconfiguration. This paper is devoted to develop reconfiguration algorithm for three-dimensional degradable VLSI arrays. Three bypass schemes and three rerouting schemes are proposed to reconfigure a 3D host array with faults resulting in a target sub-array without faults. Moreover, a heuristic algorithm based on plane rerouting is proposed to construct a target sub-array on the selected rows and columns. It is also proved that the reconfiguration problem considered in this paper on the selected rows and columns(MPSRC) can be optimally solvable in linear time. Empirical study shows that the proposed algorithm produces target arrays with good harvest for the case of the fault rate no more than 5%, that is often occurred in real applications.

[1]  Hon Wai Leong,et al.  On the reconfiguration of degradable VLSI/WSI arrays , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Itsuo Takanami,et al.  Fault-Tolerant Processor Arrays Based on the 1½-Track Switches with Flexible Spare Distributions , 2000, IEEE Trans. Computers.

[3]  Shambhu J. Upadhyaya,et al.  A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors , 1997, IEEE Trans. Computers.

[4]  Sy-Yen Kuo,et al.  Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[5]  Rami Melhem,et al.  Reconfiguration in 3D meshes , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[6]  Algirdas Avizienis,et al.  Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.

[7]  Jehoshua Bruck,et al.  Fault-Tolerant Meshes with Small Degree , 1997, SIAM J. Comput..

[8]  Chin-Long Wey,et al.  On the Repair of Redundant RAM's , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Masaru Fukushi,et al.  A genetic approach for the reconfiguration of degradable processor arrays , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[10]  Wu Jigang,et al.  Reconfiguration algorithms for power efficient VLSI subarrays with four-port switches , 2006, IEEE Transactions on Computers.

[11]  Chor Ping Low,et al.  An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays , 2000, IEEE Trans. Computers.

[12]  Itsuo Takanami,et al.  A built-in self-reconfigurable scheme for 3D mesh arrays , 1997, Proceedings of the 1997 International Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN'97).

[13]  Susumu Horiguchi,et al.  Self-reconfiguration scheme of 3D-mesh arrays , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[14]  Wu Jigang,et al.  Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches , 2007, IEEE Transactions on Computers.

[15]  Clement W. H. Lam,et al.  A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays , 1989, IEEE Trans. Computers.

[16]  Wu Jigang,et al.  Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.