Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile
暂无分享,去创建一个
[1] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004, IEEE Transactions on Microwave Theory and Techniques.
[2] E. Schrik,et al. Combined BEM/FEM substrate resistance modeling , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[3] Preconditioned multi-zone boundary element analysis for fast 3D electric simulation , 2004 .
[4] Manoj Sachdev,et al. An overview of substrate noise reduction techniques , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).
[5] Robert G. Meyer,et al. Modeling and analysis of substrate coupling in integrated circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[6] N.P. van der Meijs,et al. Extraction of circuit models for substrate cross-talk , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[7] N. P. van der Meijs,et al. Extraction of circuit models for substrate cross-talk , 1995, ICCAD.
[8] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Mohamed I. Elmasry,et al. Fast and efficient parametric modeling of contact-to-substratecoupling , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Vishwani D. Agrawal,et al. The path-status graph with application to delay fault simulation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Kartikeya Mayaram,et al. On the numerical stability of Green's function for substrate coupling in integrated circuits , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] D. J. Allstot,et al. Rapid simulation of substrate coupling effects in mixed-mode ICs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[13] Franc Brglez,et al. Accelerated Transition Fault Simulation , 1987, 24th ACM/IEEE Design Automation Conference.
[14] Haluk Konuk. On invalidation mechanisms for non-robust delay tests , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[15] Edoardo Charbon,et al. Substrate coupling: modeling, simulation and design perspectives , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).
[16] Robert G. Meyer,et al. Analysis and simulation of substrate coupling in integrated circuits , 1995, Int. J. Circuit Theory Appl..
[17] Carlos Alberto Brebbia,et al. The Boundary Element Method for Engineers , 1978 .
[18] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004 .
[19] Henrik Reif Andersen,et al. Equivalence checking of combinational circuits using Boolean expression diagrams , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Wenjian Yu,et al. Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM , 2003 .
[21] Spyros Tragoudas,et al. A unified framework for generating all propagation functions for logic errors and events , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] Ali M. Niknejad,et al. Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[23] Hong Li,et al. Comments on "Modeling of Metallic Carbon-Nanotube Interconnects for Circuit Simulations and a Comparison With Cu Interconnects for Sealed Technologies" , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[24] Zeyi Wang,et al. A two-dimensional resistance simulator using the boundary element method , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[25] Wenjian Yu,et al. Improved Boundary Element Method for Fast 3-D Interconnect Resistance Extraction , 2005, IEICE Trans. Electron..
[26] João Paulo Costa,et al. Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[27] Irith Pomeranz,et al. On n-detection test sets and variable n-detection test sets for transition faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[28] Kaushik Roy,et al. Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[29] Mohamed I. Elmasry,et al. A novel analytical model for evaluation of substrate crosstalk in VLSI circuits , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.
[30] Shoichi Masui,et al. Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .
[31] Hans G. Kerkhoff,et al. Test pattern generation for delay faults , 1991 .
[32] Spyros Tragoudas,et al. Function-based compact test pattern generation for path delay faults , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[33] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[34] Kwang-Ting Cheng,et al. Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..