DSP core verification using automatic test case generation

The verification methodology for a TMS320C25 compatible embedded DSP core is described. The DSP core has been implemented in synthesizable VHDL and has been cosimulated with the original DSP to verify correct behavior. Automatic test case generation together with hand-crafted code has been used as a means of providing stimuli to achieve increased RTL-simulation coverage. The cosimulation environment for this verification and the process of automatic test case generation is described in detail. Experimental results in terms of simulation coverage are discussed. Finally, a classification of all identified design flaws in the implementation is given and error-prone parts of the HDL design are identified.

[1]  Heinrich Meyr,et al.  LISA—machine description language for cycle-accurate models of programmable DSP architectures , 1999, DAC '99.

[2]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[3]  Andreas Kuehlmann,et al.  Formal verification of a PowerPC microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[4]  A. Kuehlmann,et al.  Formal Veri cation of a PowerPC Microprocessor , 1995 .

[5]  Carl Ramey,et al.  Zen and the art of Alpha verification , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[6]  Steven T. Mangelsdorf,et al.  Functional Verification of the HP PA 8000 Processor , 1997 .

[7]  H. Meyr,et al.  A universal coprocessor and its application for an ADSL modem , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[8]  Kunle Olukotun,et al.  A scalable formal verification methodology for pipelined microprocessors , 1996, 33rd Design Automation Conference Proceedings, 1996.