A physical charge-based model for non-fully depleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits

A new model for the non-fully depleted (NFD) SOI MOSFET is developed and used to study floating-body effects in SOI CMOS circuits. The charge-based model is physical, yet compact and thus suitable for device/circuit simulation. Verified by numerical device simulations and test-device measurements, and implemented in (SOI)SPICE, it reliably predicts floating-body effects resulting from free-carrier charging in the NFD/SOI MOSFET, including the purportedly beneficial supra-ideal sub-threshold slope due to impact ionization and a saturation current enhancement due to thermal generation. SOISPICE CMOS circuit simulations reveal that the former effect is not beneficial and could be detrimental, but the latter effect can be beneficial, especially in low-voltage applications, when accompanied by a dynamic floating-body effect that effectively reduces static power. The dynamic floating-body effects are hysteretic, however, and hence exploitation of the beneficial ones will necessitate device/circuit design scrutiny aided by physical models such as the one presented herein. >

[1]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[2]  Tak H. Ning,et al.  SOI for a 1-volt CMOS technology and application to a 512 Kb SRAM with 3.5 ns access time , 1993, Proceedings of IEEE International Electron Devices Meeting.

[3]  J.G. Fossum,et al.  Transient drain current and propagation delay in SOI CMOS , 1984, IEEE Transactions on Electron Devices.

[4]  Jerry G. Fossum,et al.  The effect of body resistance on the breakdown characteristics of SOI MOSFET's , 1994 .

[5]  K. K. Young,et al.  Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETs , 1988 .

[6]  Richard L. Burden,et al.  Numerical analysis: 4th ed , 1988 .

[7]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[8]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[9]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.

[10]  S. Ogura,et al.  Halo doping effects in submicron DI-LDD device design , 1985, 1985 International Electron Devices Meeting.

[11]  M. Matloubian,et al.  Anomalous subthreshold current—Voltage characteristics of n-channel SOI MOSFET's , 1987, IEEE Electron Device Letters.

[12]  Yannis Tsividis.  Moderate inversion in MOS devices , 1982 .

[13]  Jerry G. Fossum,et al.  Computer-aided performance assessment of fully depleted SOI CMOS VLSI circuits , 1993 .

[14]  Jerry G. Fossum,et al.  Current-drive enhancement limited by carrier velocity saturation in deep-submicrometer fully depleted SOI MOSFETs , 1993 .

[15]  J. Fossum,et al.  A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CAD , 1988 .

[16]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[17]  J. Fossum,et al.  Subthreshold MOSFET conduction model and optimal scaling for deep-submicron fully depleted SOI CMOS , 1993, Proceedings of 1993 IEEE International SOI Conference.

[18]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[19]  Jerry G. Fossum,et al.  A simple two-dimensional model for subthreshold channel-length modulation in short-channel MOSFETs , 1993 .