III-V gate-all-around nanowire MOSFET process technology: From 3D to 4D

In this paper, we have experimentally demonstrated, for the first time, III-V 4D transistors with vertically stacked InGaAs nanowire (NW) channels and gate-all-around (GAA) architecture. Novel process technology enabling the transition from 3D to 4D structure has been developed and summarized. The successful fabrication of InGaAs lateral and vertical NW arrays has led to 4× increase in MOSFET drive current. The top-down technology developed in this paper has opened a viable pathway towards future low-power logic and RF transistors with high-density III-V NWs.

[1]  Peide D. Ye,et al.  Size-Dependent-Transport Study of In 0 . 53 Ga 0 . 47 As Gate-All-Around Nanowire MOSFETs : Impact of Quantum Confinement and Volume Inversion , 2012 .

[2]  Peide D. Ye,et al.  Size-Dependent-Transport Study of $\hbox{In}_{0.53} \hbox{Ga}_{0.47}\hbox{As}$ Gate-All-Around Nanowire MOSFETs: Impact of Quantum Confinement and Volume Inversion , 2012, IEEE Electron Device Letters.

[3]  G. Dewey,et al.  Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-source separation , 2011, 2011 International Electron Devices Meeting.

[4]  R. Gordon,et al.  Highly Conformal Thin Films of Tungsten Nitride Prepared by Atomic Layer Deposition from a Novel Precursor , 2003 .

[5]  S.C. Rustagi,et al.  Vertically Stacked SiGe Nanowire Array Channel CMOS Transistors , 2007, IEEE Electron Device Letters.

[6]  Xiao Gong,et al.  Multiple-Gate In0.53Ga0.47As Channel n-MOSFETs with Self-Aligned Ni-InGaAs Contacts , 2012 .

[7]  P. D. Ye,et al.  First experimental demonstration of gate-all-around III–V MOSFETs by top-down approach , 2011, 2011 International Electron Devices Meeting.

[8]  N. Singh,et al.  Three Dimensionally Stacked SiGe Nanowire Array and Gate-All-Around p-MOSFETs , 2006, 2006 International Electron Devices Meeting.

[9]  E. Lind,et al.  High transconductance self-aligned gate-last surface channel In0.53Ga0.47As MOSFET , 2011, 2011 International Electron Devices Meeting.

[10]  Narayanan Balasubramanian,et al.  Vertically Stacked SiGe Nanowire Array Channel , 2007 .

[11]  S. Takagi,et al.  Sub-60 nm deeply-scaled channel length extremely-thin body InxGa1−xAs-on-insulator MOSFETs on Si with Ni-InGaAs metal S/D and MOS interface buffer engineering , 2012, 2012 Symposium on VLSI Technology (VLSIT).