Sequential Redundancy Identification Using Verification Techniques

[1]  Kwang-Ting Cheng.  On removing redundancy in sequential circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[2]  Melvin A. Breuer,et al.  On Redundancy and Fault Detection in Sequential Circuits , 1979, IEEE Transactions on Computers.

[3]  Irith Pomeranz,et al.  Increasing fault coverage for synchronous sequential circuits by the multiple observation time test strategy , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Srinivas Devadas,et al.  Redundancies and don't cares in sequential logic synthesis , 1990, J. Electron. Test..

[5]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[6]  Irith Pomeranz,et al.  Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.

[7]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[8]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[9]  Jacob A. Abraham,et al.  Probabilistic design verification , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.