Low power design for FIR filter

This paper compares three low power schemes for the multi-hierarchy pipeline design of fixed point finite impulse response (FIR) digital filters, and we adopt an optimal CSD encoding method, minimizing the number of adders/subtractions in the design. In addition, a 16-bit, 16 taps low-pass FIR filter is designed to investigate the performance of the three different algorithms. To evaluate the performance of them, the designs are synthesized in SMIC 65nm library. The evaluation shows that the optimal CSD scheme is better than the other two low-power methods at the same throughput.

[1]  L.J. Karam,et al.  Canonic signed digit Chebyshev FIR filter design , 2001, IEEE Signal Processing Letters.

[2]  Kaushik Roy,et al.  High performance and low power FIR filter design based on sharing multiplication , 2002, ISLPED '02.

[3]  Wang Qin,et al.  Low-power FIR filter based on standard cell , 2005, 2005 6th International Conference on ASIC.

[4]  Lina Karam,et al.  Canonic signed digit FIR filter design , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[5]  A. Willson,et al.  A programmable FIR digital filter using CSD coefficients , 1996 .

[6]  A. Miri,et al.  Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic , 2006, 2006 IEEE International Symposium on Signal Processing and Information Technology.

[7]  Chip-Hong Chang,et al.  Radix-4 and Radix-8 Booth Encoded Multi-Modulus Multipliers , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  F. Elguibaly,et al.  A fast parallel multiplier-accumulator using the modified Booth algorithm , 2000 .

[9]  Peng Luo,et al.  The design of FIR filter base on improved DA algorithm and its FPGA implementation , 2010, 2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE).

[10]  Arda Yurdakul,et al.  An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Basant K. Mohanty,et al.  A High-Performance Energy-Efficient Architecture for FIR Adaptive Filter Based on New Distributed Arithmetic Formulation of Block LMS Algorithm , 2013, IEEE Transactions on Signal Processing.

[12]  H. Ochi,et al.  A design of FIR filter using CSD with minimum number of registers , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.