Modeling of stacked packaging thermal performance in module/system environment

Package thermal performance is determined by package design and its environment in a system. In reality, it is often costly, and sometimes impossible to include all the detailed features of a package into its system thermal management simulation. This is particularly true for stacked packages due to the design complexity. This paper proposes a methodology to realistically model stacked packages by simplifying the detailed package using a compact model with correlated equivalent thermal performance through a design of experiment (DOE) approach. The correlation between the compact model and package detailed model showed a less than 6.5% error under various boundary conditions, and thus becomes a powerful tool for further evaluation and optimization of the package thermal design.

[1]  Young-Gon Kim,et al.  Thermal performance characteristics of folded stacked packages , 2002, Eighteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings 2002 (Cat.No.02CH37311).

[2]  Yogendra Joshi,et al.  Challenges in thermal modeling of electronics at the system level: summary of panel held at the Therminic 2000 , 2001 .

[3]  H. Vinke,et al.  Compact models for accurate thermal characterization of electronic parts , 1997 .

[4]  Donghyun Kim,et al.  A novel robust and low cost stack chips package and its thermal performance , 2000, ECTC 2000.

[5]  Clemens J. M. Lasance Recent progress in compact thermal models , 2003, Ninteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 2003..

[6]  H. Vinke,et al.  Thermal characterization of electronic devices with boundary condition independent compact models , 1995 .

[7]  Y. S. Kim,et al.  Thermal characterization of a 3-dimensional memory module , 1996, Twelfth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings.

[8]  C.J.M. Lasance Two benchmarks to facilitate the study of compact thermal modeling phenomena , 2001 .

[9]  Deok-Hoon Kim,et al.  A novel robust and low cost chips package and its thermal performance , 2000 .

[10]  V. Solberg,et al.  Performance evaluations of stacked CSP memory modules , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[11]  Olivier Vendier,et al.  Thermal modeling and management in ultrathin chip stack technology , 2002 .

[12]  J. D. Parry,et al.  The world of thermal characterization according to DELPHI-Part II: Experimental and numerical methods , 1997 .