Laser-patterned interconnect for thin-film hybrid wafer-scale circuits
暂无分享,去创建一个
[1] J. L. Davidson,et al. Silicon hybrid wafer-scale package technology , 1986 .
[2] R. P. Anantatmula,et al. The gold-silicon phase diagram , 1975 .
[3] A. J. Rainal. Computing inductive noise of chip packages , 1984, AT&T Bell Laboratories Technical Journal.
[4] Robert W. Dutton,et al. Modeling Latch-Up in CMOS Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] D. Tuckerman. Heat-transfer microstructures for integrated circuits , 1984 .
[6] K. Bean,et al. Anisotropic etching of silicon , 1978, IEEE Transactions on Electron Devices.
[7] C. Huang,et al. Silicon-On-Silicon Packaging , 1984 .
[8] Christopher Henry Bajorek,et al. The thin-film module as a high-performance semiconductor package , 1982 .
[9] L. F. Miller. Controlled collapse reflow chip joining , 1969 .
[10] Hiroshi Murano,et al. Packaging technology for the NEC SX-3 supercomputers , 1985 .
[11] W. Bertram,et al. Multi-chip packaging technology for VLSI-based systems , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[12] D. R. Barbour,et al. Thermal conduction module: a high-performance multilayer ceramic package , 1982 .
[13] R. Pease,et al. High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.