论文信息 - Performance evaluation of a VLSI associative unifier in a WAM based environment

Performance evaluation of a VLSI associative unifier in a WAM based environment

The unification task is one of the most complex and time-consuming activities in the execution of Prolog programs. The solutions currently implemented in Prolog machines are based on the sequential execution of Robinson’s based algorithms using some architectural supports to data tags testing and manipulation and to the intrinsic recursivity of the algorithm. In this work the application of associative techniques is evaluated inside a WAM environment and a detailed comparison is done with respect to the sequential solution. The structure of an incremental VLSI unifier, able to work properly with an existing Prolog processor, is derived from the analysis of experimental data.

[1] Alberto Martelli,et al. An Efficient Unification Algorithm , 1982, TOPL.

[2] J. A. Robinson,et al. A Machine-Oriented Logic Based on the Resolution Principle , 1965, JACM.

[3] R. E. A. Mason,et al. Information Processing 83 , 1984 .

[4] J. V. Oldfield. Logic programs and an experimental architecture for their execution , 1986 .

[5] H. Aiso,et al. A unification processor based on a uniformly structured cellular hardware , 1986, ISCA 1986.

[6] Michel Bidoit,et al. A Rehabilitation of Robinson's Unification Algorithm , 1983, IFIP Congress.

[7] Katsuhiko Nakamura. Associative Concurrent Evaluation of Logic Programs , 1984, J. Log. Program..

[8] Yan Ng,et al. Unify with Active Memory , 1989 .

[9] José G. Delgado-Frias,et al. VLSI for Artificial Intelligence , 1989 .

[10] Gianluca Piccinini,et al. Implementation studies for a VLSI Prolog coprocessor , 1989, IEEE Micro.

[11] Ian Robinson. The Pattern Addressable Memory: Hardware for Associative Processing , 1989 .

[12] Mike Paterson,et al. Linear unification , 1976, STOC '76.

[13] Ehud Shapiro,et al. Third International Conference on Logic Programming , 1986 .

[14] Gianluca Piccinini,et al. A VLSI Prolog Co-processor: implementation studies , 1989 .

[15] Gianluca Piccinini,et al. A 32 Bit Processor for Compiled Prolog , 1989 .