Using Model Checking to Solve Supervisor Synthesis Problems
暂无分享,去创建一个
[1] Thomas A. Henzinger,et al. From verification to control: dynamic programs for omega-regular objectives , 2001, Proceedings 16th Annual IEEE Symposium on Logic in Computer Science.
[2] Klaus Schneider,et al. A generalized approach to supervisor synthesis , 2003, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings..
[3] P. Ramadge,et al. Supervisory control of a class of discrete event processes , 1987 .
[4] Thomas A. Henzinger,et al. Alternating-time temporal logic , 2002, JACM.
[5] J. Büchi. Weak Second‐Order Arithmetic and Finite Automata , 1960 .
[6] Thomas A. Henzinger,et al. Alternating-time temporal logic , 1999 .
[7] Dexter Kozen,et al. RESULTS ON THE PROPOSITIONAL’p-CALCULUS , 2001 .
[8] Dana Fisman,et al. The Temporal Logic Sugar , 2001, CAV.
[9] Klaus Schneider,et al. Verification of Reactive Systems: Formal Methods and Algorithms , 2003 .
[10] Edmund M. Clarke,et al. Using Branching Time Temporal Logic to Synthesize Synchronization Skeletons , 1982, Sci. Comput. Program..
[11] Amir Pnueli,et al. The temporal logic of programs , 1977, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977).
[12] Orna Kupferman,et al. Module Checking , 1996, Inf. Comput..
[13] Klaus Schneider,et al. Combining supervisor synthesis and model checking , 2005, TECS.