Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages

We address the problem of minimizing dynamic power consumption under performance constraints by scaling down the supply voltage of computational elements off critical paths. We assume that the number of possible supply voltages and their values are known for each computational element. We focus on solving this problem on cyclic and acyclic graphs corresponding to synchronous designs. We consider multiphase clocked sequential circuits derived using software pipelining techniques. In this paper, we present exact and heuristic methods to solve the problem. The proposed methods take the form of mathematical programming formulations and their associated solution algorithms. The exact methods are based on a mixed integer linear programming formulation of the problem. The heuristic methods are based on linear programming formulations derived from the exact problem formulation. Solution methods are analyzed experimentally in terms of their run time and effectiveness in finding designs with lower dynamic power using circuits from the ISCAS89 benchmark suite. Power reduction factors as high as 69.75% were obtained compared to designs using the highest supply voltages. One of the heuristic methods leads to solutions that are near optimal, typically within 5% from the optimal solution. Low dynamic-power designs with no or a small number of level converters, are also obtained.

[1]  Thomas D. Burd,et al.  Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[2]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[3]  Allen C.-H. Wu,et al.  Scheduling techniques for variable voltage low power designs , 1997, TODE.

[4]  Yvon Savaria,et al.  Methods for optimizing register placement in synchronous circuits derived using software pipelining techniques , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[5]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997 .

[6]  Yi-Jong Yeh,et al.  Converter-free multiple-voltage scaling techniques for low-powerCMOS digital design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Majid Sarrafzadeh,et al.  Scheduling with multiple voltages under resource constraints , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  Ankur Srivastava,et al.  On gate level power optimization using dual-supply voltages , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[10]  Takashi Ishikawa,et al.  A low-power design method using multiple supply voltages , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[11]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[12]  Niraj K. Jha,et al.  Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[13]  Thomas D. Burd,et al.  Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[14]  Majid Sarrafzadeh,et al.  Variable voltage scheduling , 1995, ISLPED '95.

[15]  Yvon Savaria,et al.  Reducing register and phase requirements for synchronous circuits derived using software pipelining techniques , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[16]  Yvon Savaria,et al.  Optimal design of synchronous circuits using software pipelining techniques , 2001, TODE.