论文信息 - A simulation method for accurately determining DC and dynamic offsets in comparators

A simulation method for accurately determining DC and dynamic offsets in comparators

A simulation method that has proven valuable in the design of high-speed regenerative comparators such as those used in pipeline and flash analog-to-digital converters is presented. This method yields an input-referred offset voltage for the comparator while it is operating at speed, including both DC and dynamic effects such as charge injection and capacitive coupling. The speed and efficiency of the method allows the circuit designer to more fully explore the design space, and provides important insights into comparator operation.

T.W. Matthews | P.L. Heedley

[1] V. Savengsveksa,et al. An 8b 20-Msample / s Pipelined A / D Converter in 0 . 5-μ m CMOS with 7 . 8 ENOB , 2005 .

[2] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .

[3] V. Savengsveksa,et al. An 8-b 20-Msample/s pipelined A/D converter in 0.5-/spl mu/m CMOS with 7.8 ENOB , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[4] F. O. Eynde,et al. A high-speed CMOS comparator with 8-b resolution , 1992 .