A 14-bit 1.0-GS/s dynamic element matching DAC with >80 dB SFDR up to the Nyquist

A 14-bit 1.0-GS/s current-steering digital-to-analog converter (DAC) was designed in a 65-nm CMOS process. For such current-steering DACs with a high sampling rate, the code-dependent load variations and switching glitches are a main bottleneck which limits the spurious-free dynamic range (SFDR). Dynamic element matching (DEM) has been an effective solution to randomize these glitches for a higher SFDR and also to reduce the matching requirement of the current cells for an area-efficient design which also improves the SFDR with reduced parasitic capacitance. An effective method named TRI-DEMRZ is proposed in this paper, consisting of time-relaxed interleaving, DEM and return-to-zero encoding. We also apply TRI-DEMRZ in synergy with complementary switched current sources (CSCS) to design the DAC for the purpose of a small die size and enhanced SFDR performance. Post-layout simulations show >80 dB SFDR up to the Nyquist. This DAC has a mixed 1.2 V / 2.5 V power supply and an active area of 0.48 mm2.

[1]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[2]  Tai-Haur Kuo,et al.  A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Qi Wei,et al.  A 14 Bit 500 MS/s CMOS DAC Using Complementary Switched Current Sources and Time-Relaxed Interleaving DRRZ , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Qi Wei,et al.  Balanced Switching Schemes for Gradient-Error Compensation in Current-Steering DACs , 2012, IEICE Trans. Electron..

[5]  Kok Lim Chan,et al.  Dynamic Element Matching to Prevent Nonlinear Distortion From Pulse-Shape Mismatches in High-Resolution DACs , 2008, IEEE Journal of Solid-State Circuits.

[6]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[7]  Qi Zhao,et al.  A 14-bit 2-GS/s DAC with SFDR>70dB up to 1-GHz in 65-nm CMOS , 2011, 2011 9th IEEE International Conference on ASIC.

[8]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Gil Engel,et al.  A 14b 3/6GHz current-steering RF DAC in 0.18μm CMOS with 66dB ACLR at 2.9GHz , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  Xu Zhen,et al.  A 14-bit 250-MS/s current-steering CMOS digital-to-analog converter , 2013 .

[11]  Qi Wei,et al.  Code-independent output impedance: A new approach to increasing the linearity of current-steering DACs , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[12]  Lenian He,et al.  A new current switch driver with improved dynamic performance used for 500MS/s, 12-bit Nyquist current-steering DAC , 2011, 2011 9th IEEE International Conference on ASIC.

[13]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[14]  Yang Huazhong,et al.  A 14-bit 500-MS/s DAC with digital background calibration , 2014 .

[15]  Tai-Haur Kuo,et al.  A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection , 2012, IEEE Journal of Solid-State Circuits.

[16]  Michiel Steyaert,et al.  An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[17]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).