MARTE profile extension for modeling dynamic power management of embedded systems

The profile for Modeling and Analysis of Real-time and Embedded systems (MARTE) is a standard UML profile promoted by the Object Management Group (OMG). MARTE defines a framework for annotating non-functional properties of embedded systems to UML models as well as a generic package for modeling power consumption and heat dissipation of HW components. However, for modeling and analysing systems that adopt complex dynamic power management (DPM) policies and techniques additional expression power is needed. This article presents a way of modeling system-wide dynamic power management aspects of embedded systems with a UML2 profile extension. The proposed profile is compatible with the MARTE profile and can be used as its extension. The main idea of our proposal is that each HW component is associated with a state machine description that defines its time-variant power characteristics. Based on these, the system-wide power configurations are identified and modeled. Finally, application use cases or operational modes are bound to execute on certain power configurations. The models can be analysed to estimate the total energy dissipation. The MARTE and proposed DPM profile are used to model two case study platforms with different kind of DPM strategies.

[1]  Timo Hämäläinen,et al.  Configurable Multiprocessor Platform with RTOS for Distributed Execution of UML 2.0 Designed Applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  Pierre Boulet,et al.  Modeling of Configurations for Embedded System Implementations in MARTE , 2010, DATE 2010.

[3]  Bran Selic,et al.  Using UML for Modeling Complex Real-Time Systems , 1998, LCTES.

[4]  Jan M. Rabaey,et al.  Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.

[5]  Timo Hämäläinen,et al.  Performance Evaluation of UML2-Modeled Embedded Streaming Applications with System-Level Simulation , 2009, EURASIP J. Embed. Syst..

[6]  Peter Green,et al.  HASoC—Towards a New Method for System-on-a-Chip Development , 2002, Des. Autom. Embed. Syst..

[7]  Wolfgang Müller,et al.  UML for SOC Design , 2005 .

[8]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  Patrick Tessier,et al.  A component-based methodology for embedded system prototyping , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[10]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Timo Hämäläinen,et al.  HIBI Communication Network for System-on-Chip , 2006, J. VLSI Signal Process..

[12]  Luca Benini,et al.  A survey of design techniques for system-level dynamic power management , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Marko Hännikäinen,et al.  Dynamic power management for UML modeled applications on multiprocessor SoC , 2007, Electronic Imaging.

[14]  Timo Hämäläinen,et al.  UML 2.0 profile for embedded system design , 2005, Design, Automation and Test in Europe.

[15]  Massoud Pedram,et al.  Power Aware Design Methodologies , 2002 .

[16]  Sébastien Gérard,et al.  Improving uml profile design practices by leveraging conceptual domain models , 2007, ASE.

[17]  Luciano Lavagno,et al.  Embedded UML: a merger of real-time UML and co-design , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[18]  Tony Clark,et al.  Model-driven development - Guest editor's introduction , 2003 .

[19]  Luciano Lavagno,et al.  Uml for Real: Design Of Embedded Real-Time Systems , 2010 .