A 90 MHz 16 Mbit system integrated memory with direct interface to CPU

This paper describes a system integrated memory with direct interface to CPU which integrates an SRAM, a DRAM and control circuitry including a TAG. This system memory realizes a computer system without glue chips. Thus, this system memory brings a computer system which is low cost, low power and compact size with sufficient performance. The maximum operating frequency is 90 MHz and the operating current at cache hit is 156 mA.

[1]  H. Fukuda,et al.  A concurrent operating CDRAM for low cost multi-media , 1993, Symposium 1993 on VLSI Circuits.

[2]  K. Dosaka,et al.  A 100 MHz 4 Mb cache DRAM with fast copy-back scheme , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Yasuhiro Konishi,et al.  A 100-MHz 4-Mb cache DRAM with fast copy-back scheme , 1992 .