A RADIX-22 PIPELINE FFT FOR ULTRA WIDE BAND TECHNOLOGY

[1]  Chen-Chi Peng,et al.  A FFT/IFFT soft IP generator for OFDM communication system , 2004, 2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763).

[2]  Chris Dick.  FPGA based systolic array architectures for computing the discrete Fourier transform , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[3]  Chua-Chin Wang,et al.  A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..

[4]  Javier D. Bruguera,et al.  A Parallel Architecture for the Self-Sorting FFT Algorithm , 1995, J. Parallel Distributed Comput..

[5]  Alvin M. Despain,et al.  Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.

[6]  Khaled Benkrid,et al.  A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs , 2004, IEEE Computer Society Annual Symposium on VLSI.

[7]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[8]  Hanwen Luo,et al.  Design of an efficient FFT Processor for OFDM systems , 2005, IEEE Transactions on Consumer Electronics.

[9]  E. L. Zapata,et al.  Area-efficient architecture for Fast Fourier transform , 1999 .

[10]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[11]  M.S. Minallah,et al.  Real Time FFT Processor Implementation , 2006, 2006 International Conference on Emerging Technologies.