IMOSIM: Exploration tool for Instruction Memory Organisations based on accurate cycle-level energy modelling

The energy budget of embedded instruction-set processor platforms is significantly affected by the Instruction Memory Organisation. Due to the fact that the design space of the enhancements for reducing the energy consumption of this component is huge, this paper proposes a high-level energy estimation tool that, for a given application and compiler, allows the exploration not only of architectural and compiler configurations, but also of code transformations that are related to the Instruction Memory Organisation. The proposed tool, with a mean error of 3.95%, achieves reductions in time and effort to explore the design space of the Instruction Memory Organisation.

[1]  Francky Catthoor,et al.  Run-time self-tuning banked loop buffer architecture for power optimization of dynamic workload applications , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[2]  William H. Mangione-Smith,et al.  The filter cache: an energy efficient memory structure , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[3]  J. Huisken,et al.  Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm , 2009, 2009 NORCHIP.

[4]  Francky Catthoor,et al.  Sub-word handling in data-parallel mapping , 2012, ARCS 2012.

[5]  R. Azevedo,et al.  An efficient framework for high-level power exploration , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[6]  Anand Raghunathan,et al.  Power monitors: a framework for system-level power estimation using heterogeneous power models , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[7]  Peng Yang,et al.  PowerViP: SoC power estimation framework at transaction level , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[8]  Raminder Singh Bajwa,et al.  Instruction buffering to reduce power in processors for signal processing , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Henk Corporaal,et al.  A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors , 2002, PATMOS.

[10]  Manish Verma,et al.  Advanced memory optimization techniques for low-power embedded processors , 2005, Ausgezeichnete Informatikdissertationen.

[11]  Zhong Ji,et al.  Multi-resolution time-frequency analysis for detection of rhythms of EEG signals , 2004, 3rd IEEE Signal Processing Education Workshop. 2004 IEEE 11th Digital Signal Processing Workshop, 2004..

[12]  Mahmut T. Kandemir,et al.  Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems , 2002, CC.

[13]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[14]  Diederik Verkest,et al.  Distributed Loop Controller Architecture for Multi-threading in Uni-threaded VLIW Processors , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[15]  Scott A. Mahlke,et al.  Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[16]  Scott A. Mahlke,et al.  A distributed control path architecture for VLIW processors , 2005, 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05).

[17]  Francky Catthoor,et al.  Ultra-Low Energy Domain-Specific Instruction-Set Processors , 2010 .

[18]  R. Ben Atitallah,et al.  MPSoC power estimation framework at transaction level modeling , 2007, 2007 Internatonal Conference on Microelectronics.