Reconfigurable On-Chip Debugger with a real-time tracer

This paper introduces a reconfigurable on-chip debugger (OCD) with a real-time tracer. By setting several parameters, the OCD is readily integrated with diversified microprocessor cores. Moreover, a trace unit is implemented with Lempel-Ziv compression algorithm to trace instruction address of target processor in real-time, to meet the demand of dynamic debugging. The OCD is successfully integrated with one 8 bit microcontroller and one 32 bit processor. The experiments results verify that our design is feasible.

[1]  Klaus D. McDonald-Maier,et al.  Debug support strategy for systems-on-chips with multiple processor cores , 2006, IEEE Transactions on Computers.

[2]  Abraham Lempel,et al.  A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.

[3]  E. Moerman,et al.  Debug architecture for system on chip taking full advantage of the test access port , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[4]  Ing-Jer Huang,et al.  A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.