Analysing and measuring the performance of memristive integrating amplifiers

Recording reliably extracellular neural activities isan essential prerequisite for the development of bioelectronicsand neuroprosthetic applications. Recently, a fully differential,2-stage, integrating pre-amplifier was proposed for amplifyingand then digitising neural signals. The amplifier featured a finelytuneable offset that was used as a variable threshold detector.Given that the amplifier is integrating, the DC operating pointkeeps changing during integration, rendering traditional analysis(AC/DC) unsuitable. In this work, we analyse the operation ofthis circuit and propose alternative definitions for validating thenecessary key performance metrics, including: gain, bandwidth,offset tuning range and offset sensitivity with respect to thememory states of the employed memristors. The amplificationprocess is analysed largely through investigating the transientbehaviour during the integration phase. This benchmarkingapproach is finally leveraged for providing useful insights anddesign trade-offs of the memristor-based integrating amplifier.

[1]  T. Seese,et al.  Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating. , 1998, Laboratory investigation; a journal of technical methods and pathology.

[2]  Sherif M. Sharroush,et al.  Subthreshold MOSFET transistor amplifier operation , 2009, 2009 4th International Design and Test Workshop (IDT).

[3]  Wei Wu,et al.  A hybrid nanomemristor/transistor logic circuit capable of self-programming , 2009, Proceedings of the National Academy of Sciences.

[4]  Spyros Stathopoulos,et al.  A Data-Driven Verilog-A ReRAM Model , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Yong Ping Xu,et al.  A compact, low input capacitance neural recording amplifier with Cin/Gain of 20fF.V/V , 2012, 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[6]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[7]  Spyros Stathopoulos,et al.  Multibit memory operation of metal-oxide bi-layer memristors , 2017, Scientific Reports.

[8]  K. Najafi,et al.  A Wireless Implantable Microsystem for Multichannel Neural Recording , 2009, IEEE Transactions on Microwave Theory and Techniques.

[9]  Mohammad Usaid Abbasi,et al.  A Wearable EEG Amplifier Using a Novel Teraohm Low-Distortion Tunable Hybrid Pseudo-Resistor , 2021, 2021 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Mohamad Sawan,et al.  Multi-Channel Neural Recording Implants: A Review , 2020, Sensors.

[11]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[12]  Mohamad Sawan,et al.  A Mixed-Signal Multichip Neural Recording Interface With Bandwidth Reduction , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[13]  W. T. Holman,et al.  A low noise operational amplifier design using subthreshold operation , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[14]  Majid Ahmadi,et al.  Ultra-low power Op-Amp design with memristor-based compensation , 2017, 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE).

[15]  Paul Rodrigues,et al.  Diagnosis of Disease through Voice Recordings using Artificial Neural Networks , 2017 .

[16]  Maysam Ghovanloo,et al.  An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Fuad E. Alsaadi,et al.  A general memristor model and its applications in programmable analog circuits , 2017, Neurocomputing.

[18]  R. Waser,et al.  Nanoionics-based resistive switching memories. , 2007, Nature materials.

[19]  Jan M. Rabaey,et al.  A 0.013 ${\hbox {mm}}^{2}$, 5 $\mu\hbox{W}$ , DC-Coupled Neural Signal Acquisition IC With 0.5 V Supply , 2012, IEEE Journal of Solid-State Circuits.

[20]  J.D. Meindl,et al.  A monolithic signal processor for a neurophysiological telemetry system , 1985, IEEE Journal of Solid-State Circuits.

[21]  Maysam Ghovanloo,et al.  An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications , 2010, IEEE Transactions on Biomedical Circuits and Systems.

[22]  Nitish V. Thakor,et al.  Implantable neurotechnologies: a review of micro- and nanoelectrodes for neural recording , 2016, Medical & Biological Engineering & Computing.

[23]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).

[24]  Miguel A. L. Nicolelis,et al.  Brain–machine interfaces: past, present and future , 2006, Trends in Neurosciences.

[25]  Emmanuelle J. Merced-Grafals,et al.  Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications , 2016, Nanotechnology.

[26]  U. Frey,et al.  Optimal Electrode Size for Multi-Scale Extracellular-Potential Recording From Neuronal Assemblies , 2019, Front. Neurosci..

[27]  BhatiIshwar,et al.  DRAM Refresh Mechanisms, Penalties, and Trade-Offs , 2016 .

[28]  Ali Khiat,et al.  Seamlessly fused digital-analogue reconfigurable computing using memristors , 2018, Nature Communications.

[29]  Themistoklis Prodromakis,et al.  High-sensitivity memristor-based threshold detection , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[30]  Milin Zhang,et al.  A Low-Noise Chopper Amplifier Designed for Multi-Channel Neural Signal Acquisition , 2019, IEEE Journal of Solid-State Circuits.

[31]  Karim Abdelhalim,et al.  Low-distortion super-GOhm subthreshold-MOS resistors for CMOS neural amplifiers , 2013, 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[32]  Sylvie Renaud,et al.  Low noise and low cost neural amplifiers , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[33]  Roman Genov,et al.  Low-Frequency Noise and Offset Rejection in DC-Coupled Neural Amplifiers: A Review and Digitally-Assisted Design Tutorial , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[34]  A. Demosthenous,et al.  A 230-nW 10-s time constant CMOS integrator for an adaptive nerve signal amplifier , 2004, IEEE Journal of Solid-State Circuits.

[35]  Seunghyup Lee,et al.  Electroforming-less and multi-level resistive switching characteristics in tungsten oxide thin film , 2019, Thin Solid Films.

[36]  Hyuntak Jeon,et al.  A CMRR Enhancement Circuit Employing Gₘ-Controllable Output Stages for Capacitively Coupled Instrumentation Amplifiers , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[37]  Memristive nanodevices: CMOS compatibility and novel applications , 2016, 2016 18th Mediterranean Electrotechnical Conference (MELECON).

[38]  Mitra S. Ganewatta,et al.  Macromolecular-clustered facial amphiphilic antimicrobials , 2018, Nature Communications.

[39]  William D. Jemison,et al.  An automatic gain control circuit with TiO2 memristor variable gain amplifier , 2012, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[40]  Kensall D. Wise,et al.  A Low-Capacitance Multielectrode Probe for Use in Extracellular Neurophysiology , 1975, IEEE Transactions on Biomedical Engineering.