An end-to-end hardware approach security for the GPRS
暂无分享,去创建一个
[1] Kiamal Z. Pekmestzi,et al. On the Hardware Implementation of the 3GPP Confidentiality and Integrity Algorithms , 2001, ISC.
[2] Akashi Satoh,et al. Small and High-Speed Hardware Architectures for the 3GPP Standard Cipher KASUMI , 2002, ISC.
[3] Christof Paar,et al. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[4] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.
[5] Mooseop Kim,et al. Hardware Implementation of the 3GPP KASUMI crypto algorithm , 2002 .
[6] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.
[7] Morris J. Dworkin,et al. Recommendation for Block Cipher Modes of Operation: Methods and Techniques , 2001 .
[8] Odysseas G. Koufopavlou,et al. Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.
[9] José D. P. Rolim,et al. A Comparative Study of Performance of AES Final Candidates Using FPGAs , 2000, CHES.
[10] Milos Drutarovský,et al. Two Methods of Rijndael Implementation in Reconfigurable Hardware , 2001, CHES.