A 128 x128 33mW 30frames/s single-chip stereo imager

A single-chip stereo imager incorporates two 128times128 linear current-mode active pixel sensors with 10mum pixel pitch and 1.2% uncorrected FPN. The chip, fabricated in a 0.35mum 3.3V 4M2P CMOS process, uses parallel computation of the sum-of-absolute-difference matching metric and confidence measures to produce 114times125 depth maps at 30frames/s using 33mW from 3.3V

[1]  Ralph Etienne-Cummings,et al.  Single chip stereo imager , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Ralph Etienne-Cummings,et al.  Linear current mode imager with low fix pattern noise , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Ralph Etienne-Cummings,et al.  Low power current rectifiers for large scale current-mode signal processing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  S. Kawahito,et al.  A binocular CMOS range image sensor with bit-serial block-parallel interface using cyclic pipelined ADCs , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[5]  Okyay Kaynak,et al.  Low Power Current Mode Loser-Take-All Circuit for Image Compression , 2000 .