Mapping of MPEG-4 decoding on a flexible architecture platform

In the field of consumer electronics, the advent of new features such as Internet, games, video conferencing, and mobile communication has triggered the convergence of television and computers technologies. This requires a generic media-processing platform that enables simultaneous execution of very diverse tasks such as high-throughput stream-oriented data processing and highly data-dependent irregular processing with complex control flows. As a representative application, this paper presents the mapping of a Main Visual profile MPEG-4 for High-Definition (HD) video onto a flexible architecture platform. A stepwise approach is taken, going from the decoder application toward an implementation proposal. First, the application is decomposed into separate tasks with self-contained functionality, clear interfaces, and distinct characteristics. Next, a hardware-software partitioning is derived by analyzing the characteristics of each task such as the amount of inherent parallelism, the throughput requirements, the complexity of control processing, and the reuse potential over different applications and different systems. Finally, a feasible implementation is proposed that includes amongst others a very-long-instruction-word (VLIW) media processor, one or more RISC processors, and some dedicated processors. The mapping study of the MPEG-4 decoder proves the flexibility and extensibility of the media-processing platform. This platform enables an effective HW/SW co-design yielding a high performance density.

[1]  Peter Pirsch,et al.  Multimedia RISC core for efficient bitstream parsing and VLD , 1998, Electronic Imaging.

[2]  Gert Slavenburg,et al.  Processing the new world of interactive media , 1999 .

[3]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[4]  Rob Koenen.  Profiles and levels in MPEG-4: Approach and overview , 2000, Signal Process. Image Commun..

[5]  Alexandros Eleftheriadis,et al.  MPEG-4 Systems: Elementary stream management , 2000, Signal Process. Image Commun..

[6]  Fernando Pereira.  MPEG-4: Why, what, how and when? , 2000, Signal Process. Image Commun..

[7]  Peter H. N. de With,et al.  Architecture of embedded video processing in a multimedia chip-set , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).

[8]  Peter Pirsch,et al.  Instruction Set Extensions for MPEG-4 Video , 1999, J. VLSI Signal Process..

[9]  Peter H. N. de With,et al.  A video display processing platform for future TV concepts , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[10]  David C. Wyland.  Media processors using a new microsystem architecture designed for the Internet era , 1999, Electronic Imaging.

[11]  David A. Patterson,et al.  Computer Organization & Design: The Hardware/Software Interface , 1993 .

[12]  Peter H. N. de With,et al.  Bandwidth reduction for video processing in consumer systems , 2001, IEEE Trans. Consumer Electron..

[13]  Trevor Mudge,et al.  DDR2 and Low Latency Variants , 2000 .

[14]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[15]  Deepak Singh,et al.  Architecture and implementation of a single-chip programmable digital television and media processor , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[16]  Christoph Heer,et al.  Architecture of an image rendering co-processor for MPEG-4 systems , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[17]  William J. Dally,et al.  Imagine: Media Processing with Streams , 2001, IEEE Micro.

[18]  Subramania Sudharsanan,et al.  MAJC-5200: A High Performance Microprocessor for Multimedia Computing , 2000, IPDPS Workshops.

[19]  Brucek Khailany,et al.  Media processing using streams , 1998, Electronic Imaging.

[20]  Vinod Subramaniam,et al.  Digital video broadcasting (DVB); framing structure, channel coding and modulation for digital terr , 2001 .

[21]  Alexandros Eleftheriadis,et al.  MPEG-4's binary format for scene description , 2000, Signal Process. Image Commun..

[22]  Mladen Berekovic,et al.  The MPEG-4 Multimedia Coding Standard: Algorithms, Architectures and Applications , 1999, J. VLSI Signal Process..

[23]  Peter Pirsch,et al.  The M-PIRE MPEG-4 codec DSP and its macroblock engine , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[24]  Markus Schu,et al.  System-on-silicon solution for high quality consumer video processing-the next generation , 2001, IEEE Trans. Consumer Electron..

[25]  Madhukar Budagavi,et al.  MPEG-4 Video and Image Coding on Digital Signal Processors , 1999, J. VLSI Signal Process..

[26]  Edward A. Lee,et al.  Dataflow process networks , 2001 .

[27]  V. Michael Bove,et al.  Cheops: a reconfigurable data-flow system for video processing , 1995, IEEE Trans. Circuits Syst. Video Technol..

[28]  S. Rathman,et al.  Processing the new world of interactive media , 1998 .