论文信息 - A Tool for Translation of VHDL Descriptions into a Formal Model and its Application to Formal Verification and Synthesis

A Tool for Translation of VHDL Descriptions into a Formal Model and its Application to Formal Verification and Synthesis

This paper presents the VPN tool (VHDL to Petri Nets) for translating a subset of VHDL'87 into a formal model based on Interpreted and Timed Petri Nets (ITPN). This formal model finds its application to different kind of analysis such as symbolic model checking, behavioral equivalence and behavioral synthesis of the VHDL descriptions.

Emmanuelle Encrenaz-Tiphène | Rajesh K. Bawa

[1] Ronald Herrmann,et al. A Deterministic Finite-State Model for VHDL , 1995 .

[2] Emmanuelle Encrenaz,et al. A Symbolic Relation for a Subset of VHDL'87 Descriptions and its Application to Symbolic Model Checking , 1995 .

[3] Laurence Pierre,et al. PREVAIL: a proof environment for VHDL descriptions , 1992 .

[4] Carlos Delgado Kloos,et al. Formal Semantics for VHDL , 1995 .

[5] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[6] Paolo Prinetto,et al. A process algebra interpretation of a verification oriented overlanguage of VHDL , 1994, EURO-DAC '94.

[7] John Van Tassel. Femto-VHDL : the semantics of a subset of VHDL and its embedding in the HOL proof assistant , 1993 .

[8] José Manuel Colom,et al. A Petri Net Approach for the Analysis of VHDL Descriptions , 1993, CHARME.