Concurrent Very Large Scale Integration (VLSI) Structure For Digital Signal Processing

A highly concurrent architecture for a high-speed digital signal processing engine is described. Initially, a repetitive structure of identical processing elements which realizes a one-dimensional state variable filter is defined. This structure uses primarily local communication with topologically simple interconnections among the processing elements. It is then shown that these relatively simple processing engines can be combined, again in a regular manner, to solve two-dimensional filter problems. Application of this basic filter structure to provide high-speed solutions for other standard signal processing transforms such as the Discrete Fourier Transform , the Chirp Z Transform, and the Running Discrete Discrete Transform is also presented.