A power-aware variable-precision multiply-accumulate unit
暂无分享,去创建一个
[1] Nathan Ickes,et al. Energy-centric enabling tecumologies for wireless sensor networks , 2002, IEEE Wireless Communications.
[2] Hanho Lee. Power-Aware Scalable Pipelined Booth Multiplier , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[3] Joseph Cavanagh,et al. Digital Computer Arithmetic , 1983 .
[4] Anantha Chandrakasan,et al. Energy-aware architectures for a real-valued FFT implementation , 2003, ISLPED '03.
[5] Anantha Chandrakasan,et al. Quantifying and enhancing power awareness of VLSI systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[6] Chih-Chyau Yang,et al. Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.
[8] Hanho Lee. A power-aware scalable pipelined Booth multiplier , 2004, IEEE International SOC Conference, 2004. Proceedings..
[9] Joseph J. F. Cavanagh. Digital Computer Arithmetic: Design And Implementation , 1984 .
[10] Lan-Da Van,et al. Design of the lower error fixed-width multiplier and its application , 2000 .
[11] Hanho Lee,et al. A Power-Aware Scalable Pipelined Multiply-Accumulate Unit with Dadda Reduction Network , 2007 .