ESD-RF co-design methodology for the state of the art RF-CMOS blocks

This paper describes an approach to design ESD protection for integrated low noise amplifier (LNA) circuits used in narrowband transceiver front-ends. The RF constraints on the implementation of ESD protection devices are relaxed by co-designing the RF and the ESD blocks, considering them as one single circuit to optimise. The method is applied for the design of 0.25 μm CMOS LNA. Circuit protection levels higher than 3 kV HBM stress are achieved using conventional highly capacitive ggNMOS snapback devices. The methodology can be extended to other RF-CMOS circuits requiring ESD protection by merging the ESD devices in the functionality of the corresponding matching blocks.

[1]  Elyse Rosenbaum,et al.  Cancellation technique to provide ESD protection for multi-GHz RF inputs , 2003 .

[2]  Haigang Feng,et al.  A study of parasitic effects of ESD protection on RF ICs , 2002 .

[3]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[5]  Paul Leroux,et al.  A 6mW, 1.5dB NF CMOS LNA for GPS with 3kV HBM ESD-protection , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Ming-Dou Ker,et al.  ESD protection design for giga-Hz RF CMOS LNA with novel impedance-isolation technique , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Steven H. Voldman,et al.  An automated electrostatic discharge computer-aided design system with the incorporation of hierarchical parameterized cells in BiCMOS analog and RF technology for mixed signal applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  M. Steyaert,et al.  Analysis and improved compact modeling of the breakdown behavior of sub-0.25 micron ESD protection ggNMOS devices , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  Michiel Steyaert,et al.  High frequency characterization and modelling of the parasitic RC performance of two terminal ESD CMOS protection devices , 2003, Microelectron. Reliab..

[10]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[11]  M. Steyaert,et al.  High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .

[12]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[13]  Eugene R. Worley,et al.  Optimization of input protection diode for high speed applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.