Layla: A VLSI Layout Language

This paper describes Layla, a Pascal-based hardware description language for the specification of VLSI layouts. The primary application of Layla is the development of parameterized cell libraries. Important features include Pascal's computational power and file I/O facilities, hierarchical (cell-based) layout generation, a run-time design parameter file, an extendible layer set, external compilation, the ability to support different output formats, and the automatic generation of parameterized Layla from artwork.

[1]  Mohamed I. Elmasry,et al.  The Icewater Language and Interpreter , 1984, 21st Design Automation Conference Proceedings.

[2]  Tom Davis,et al.  Yale user''s guide: a SILT-based layout editor , 1982 .

[3]  Jean-Claude Ballegeer,et al.  ADL: An Algorithmic Design Language for Integrated Circuit Synthesis , 1984, 21st Design Automation Conference Proceedings.

[4]  Karl J. Lieberherr,et al.  ZEUS: A Hardware Description Language for VLSI , 1983, 20th Design Automation Conference Proceedings.

[5]  Richard J. Lipton,et al.  ALI: A Procedural Language to Describe VLSI Layouts , 1982, DAC 1982.

[6]  Tom Davis,et al.  SILT: a VLSI design language , 1982 .