Hierarchical Timing Signoff in High Performance ASIC Design